• qprimed
      link
      fedilink
      English
      5023 days ago

      and, honestly, RISC-V is the right place to spend it. RISC has super powers.

      • @[email protected]
        link
        fedilink
        English
        1323 days ago

        What do you mean by that. RISC-V is open source but it doesn’t have “superpowers” that I know of?

        • qprimed
          link
          fedilink
          English
          2923 days ago

          “reduced” is the super power. I would much rather put the smarts into the assembler/compiler/interpreter than the silicon. have been followed RISC since the 80’s and discovered that I am really a RISC guy living in CISC world. open arch is the world dominating cherry-on-top.

          • Alex
            link
            fedilink
            English
            822 days ago

            That’s not really true. Yes avoiding complex instructions makes the front end easier to pipeline but there are lots of smarts in the backend to do prediction and scheduling to keep the execution units fed. The ISA might be free to use but no one is sharing their highly optimised server silicon architecture designs.

            RISC-V’s challenge is can they standardise the software ecosystem enough that things just work across a multitude of chip providers or does everything devolve into specialist distributions taking advantage of each manufacturers “special sauce” custom instructions.

            Gaining design wins over Arm’s microcontrollers for bespoke hardware was the easy bit. Replacing stuff in the server space is much harder and something that took Arm decades to make inroads into.

            • qprimed
              link
              fedilink
              English
              422 days ago

              great reply. I am not saying RISC is the panecea, what I am saying is that there are more options for workload optimization further up the stack and rebalancing of the intelligence from the silicon to the software is an advantage.

              some time ago most CISC core design become more RISC-y and, to indulge in some ISA snobbery, I just want to slash and burn the CISC presentation to the software layer. memory is cheap, bus bandwidth is insane - simplification on the ISA just seems like a hardware complexity win all around and I am willing to pay for that in compiler complexity that incorporates changes more easily than hardware or CISC microcode.

              RISC-V’s challenge is can they standardise the software ecosystem enough[…]

              agreed. this is why I say my wait may be coming to an end.

              personally, I think RISC is the more flexible design in almost every usecase. cycle for cycle, RISC hits the right buttons for me across the widest number of situations once we get above the “magic hardware” layer. willing to flog the CISC vs RiSC horse convo if you have recent information, and thanks for the response.

          • @[email protected]
            link
            fedilink
            English
            5
            edit-2
            22 days ago

            Do you have any resources by any chance that explain the difference well?

            I work in high level software, so understand the benefit of doing things at ide time vs compile time vs runtime, and I’ve coded in assembly back in the day and understand instruction sets at a very rough level, but I’m not really familiar with specifically what differentiates RISC / ARM / x64, or why RISC’s reductions would be good / bad / what trade-offs come with them.

          • Alphane Moon
            link
            fedilink
            English
            222 days ago

            This is a purely theoretical arguement.

            Ecosystem momentum makes this argument mute.

            • qprimed
              link
              fedilink
              English
              122 days ago

              meh (not dismissive - just cute), ecosystem mootness is overrated. at the heart of every CISC beats a RISC. strip away the mask and lets poke the nuclear core.

        • @[email protected]
          link
          fedilink
          English
          122 days ago

          It’ll get there quick.

          I worked on HPC cpus, scaling up isn’t that hard, the hard part is dealing with your Isa baggage.

        • Atomicbunnies
          link
          fedilink
          English
          6
          edit-2
          22 days ago

          Triple the speed of a Pentium…

          Edit: it was triple I said double originally. I’m sorry for my indiscretion.

        • fmstrat
          link
          fedilink
          English
          122 days ago

          Wow, all the down votes. Youngin’s don’t know what they’re missing. Classic film.